Low offset comparator design in analog to digital 12-bit cyclic converter

In this article, a high-speed analog-to-digital column-parallel converter with a small 12-bit resolution on both sides of the image sensor is proposed. This article also proposes a comparator with low offset. A method for accelerating the conversion speed using synchronization of variables (variable clock) and sampling capacitors have been developed. The pixel load amplifier achieves a light sensitivity of 9.19 V/lxs. The full signal size at the pixel output is 1/8V at the 3/3V power supply and the noise level is 1.8 and the dynamic signal amplitude is 60db. Finally, this circuit was simulated with HSPICE software and acceptable results were obtained. This circuit requires a voltage of 3.3V and is 0.35um in technology. Power consumption is 11 mW and SFDR is equivalent to 66dB, THD is equivalent to -2 and SNDR is equivalent to 40dB.